INTEGRATED CIRCUITS

DATA SHEET

74ALVT16823

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

Product specification Supersedes data of 1998 Mar 03 IC23 Data Handbook





2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

FEATURES

- Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
- 5V I/O Compatible
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up Reset
- No bus current loading when output is tied to 5 V bus
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs

DESCRIPTION

The 74ALVT16823 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 74ALVT16823 has two 9-bit wide buffered registers with Clock Enable ($n\overline{CE}$) and Master Reset ($n\overline{MR}$) which are ideal for parity bus interfacing in high microprogrammed systems.

The registers are fully edge-triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

It is designed for V_{CC} operation from 2.5 V to 3.0 V with I/O compatibility to 5 V.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPI	UNIT	
STWBOL	PARAMETER	T _{amb} = 25°C; GND = 0V		3.3V	UNII
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	C _L = 50pF	2.5	1.9	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	3	3	pF
C _{OUT}	Output capacitance	V _{I/O} = 0V or 3.0V	9	9	pF
I _{CCZ}	Total supply current	Outputs disabled	40	70	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ALVT16823 DL	AV16823 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVT16823 DGG	AV16823 DGG	SOT364-1


PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
2, 27	10E, 20E	Output enable input (active-Low)
54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31	1D0-1D8 2D0-2D8	Data inputs
3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26	1Q0-1Q8 2Q0-2Q8	Data outputs
56, 29	1CP, 2CP	Clock pulse input (active rising edge)
55, 30	1CE, 2CE	Clock enable input (active-Low)
1, 28	1MR, 2MR	Master reset input (active-Low)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage


2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823


PIN CONFIGURATION



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



1998 Jun 12 3

2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

FUNCTION TABLE

		INPUTS			OUTPUTS	OPERATING MODE
nŌĒ	nMR	nCE	nCP	nDx	nQ0 – nQ8	OPERATING MODE
L	L	Х	Х	Х	L	Clear
L	Н	L	1	h	Н	Load and read data
L	Н	L	1	I	L	Load and read data
L	Н	Н	1	Х	NC	Hold
Н	Х	Х	Х	Х	Z	High impedance

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level


I = Low voltage level one set-up time prior to the Low-to-High clock transition

NC= No change

X = Don't careZ = High impedance "off" state

↑ = Low to High clock transition

1 = Not a Low-to-High clock transition



ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage ³		-0.5 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
	DC sustaint surrent	Output in Low state	128	A
lout	DC output current	Output in High state	-64	mA mA
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

1998 Jun 12 4

2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	2.5V RANG	GE LIMITS	3.3V RANG	UNIT	
STWIBOL	FARAMETER	MIN	MAX	MIN	MAX	ONIT
V _{CC}	DC supply voltage		2.7	3.0	3.6	V
V _I	Input voltage	0	5.5	0	5.5	V
V _{IH}	High-level input voltage	1.7		2.0		V
V _{IL}	Input voltage		0.7		0.8	V
I _{OH}	High-level output current		-8		-32	mA
lo	Low-level output current		8		32	mA
lor	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		24		64	ША
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T _{amb}	Operating free-air temperature range		+85	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS (3.3V \pm 0.3V RANGE)

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp = -40°C to +85°C			UNIT
				MIN	TYP ¹	MAX	
V _{IK}	Input clamp voltage	$V_{CC} = 3.0V; I_{IK} = -18mA$			-0.85	-1.2	V
\/	Library and and and and and and	$V_{CC} = 3.0 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$		V _{CC} -0.2	V _{CC}		V
V _{OH}	High-level output voltage	$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.3		'
		$V_{CC} = 3.0V; I_{OL} = 100\mu A$			0.07	0.2	
	Law law law and a standard walks are	V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	V
V_{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5	^v
		V _{CC} = 3.0V; I _{OL} = 64mA			0.4	0.55	1
V _{RST}	Power-up output low voltage ⁶	$V_{CC} = 3.6V$; $I_O = 1mA$; $V_I = V_{CC}$ or GND				0.55	V
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Control pins		0.1	±1	
	Input lookogo ourrent	V _{CC} = 0 or 3.6V; V _I = 5.5V			0.1	10	μА
ΙΙ	Input leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$	Data pins ⁴		0.5	1	
		$V_{CC} = 3.6V; V_I = 0V$	Data pins .		0.1	-5	
I _{OFF}	Off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$			0.1	±100	μΑ
	Bus Hold current	$V_{CC} = 3V; V_I = 0.8V$		75	130		
I_{HOLD}	D inputs	$V_{CC} = 3V; V_{I} = 2.0V$		-75	-140		μΑ
	Diriputs	$V_1 = 0V \text{ to } 3.6V; V_{CC} = 3.6V^7$		±500			
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 3.0V			10	125	μА
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GNDOE/OE = Don't$ care	or V _{CC}		1	±100	μΑ
I _{OZH}	3-State output High current	$V_{CC} = 3.6V; V_{O} = 3.0V; V_{I} = V_{IL} \text{ or } V_{IH}$			0.5	5	μΑ
I _{OZL}	3-State output Low current	$V_{CC} = 3.6V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$			0.5	- 5	μΑ
Іссн		$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or	V _{CC} , I _O = 0		0.06	0.1	
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_I = GND$ or V_{CC} , $I_{O} = 0$			3.9	5.5	mA
I _{CCZ}	1	$V_{CC} = 3.6V$; Outputs Disabled; $V_I = GNE$	or $V_{CC_1}I_{O} = 0^5$		0.06	0.1	1
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6 Other inputs at V_{CC} or GND	,		0.04	0.4	mA

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
 Unused pins at V_{CC} or GND.

- 5. I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground.
 6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

AC CHARACTERISTICS (3.3V \pm 0.3V RANGE)

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω , T_{amb} = –40°C to +85°C

SYMBOL PARAMETER		WAVEFORM	V,	UNIT		
			MIN	TYP ¹	MAX	
f _{MAX}	Maximum clock frequency	1	250	-	-	MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	-	1.9 1.9	3.1 2.9	ns
t _{PHL}	Propagation delay nMR to nQx	2	-	2.0	3.0	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	4 5	-	1.8 2.7	4.2 4.0	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	4 5	-	2.7 2.0	4.0 3.0	ns

NOTE:

AC SETUP REQUIREMENTS (3.3V \pm 0.3V RANGE)

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω , T_{amb} = -40°C to +85°C

			LIN		
SYMBOL	PARAMETER	WAVEFORM	V _{CC} = +3	UNIT	
			MIN	TYP	
t _s (H) t _s (L)	Setup time, High or Low nDx to nCP	3	1.0 1.2	0.5 0.7	ns
t _h (H) t _h (L)	Hold time, High or Low nDx to nCP	3	0.1 0.1	-0.7 -0.5	ns
t _w (H) t _w (L)	nCP pulse width High or Low	1	1.5 2.5	0.7 1.4	ns
t _S (H) t _S (L)	Setup time, High or Low nCE to nCP	3	1.0 0.5	0.1 -0.5	ns
t _h (H) t _h (L)	Hold time, High or Low	3	1.0 1.0	0.5 -0.1	ns
t _w (L)	nMR pulse width, Low	2	2.0	1.5	ns
t _{rec}	Recovery time nMR to nCP	2	2.0	1.1	ns

^{1.} All typical values are at V_{CC} = 3.3 V and T_{amb} = 25°C

2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

DC ELECTRICAL CHARACTERISTICS (2.5V \pm 0.2V RANGE)

				I	LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp =	-40°C to	0°C to +85°C	
				MIN	TYP ¹	MAX	
V_{IK}	Input clamp voltage	$V_{CC} = 2.3V; I_{IK} = -18mA$			-0.85	-1.2	V
V _{OH}	High-level output voltage	$V_{CC} = 2.3 \text{ to } 3.6\text{V}; I_{OH} = -100\mu\text{A}$		V _{CC} -0.2	V _{CC}		V
VOH	I light-level output voltage	$V_{CC} = 2.3V; I_{OH} = -8mA$		1.8	2.5		ľ
		$V_{CC} = 2.3V; I_{OL} = 100\mu A$			0.07	0.2	
V_{OL}	Low-level output voltage	$V_{CC} = 2.3V; I_{OL} = 24mA$			0.3	0.5	V
		$V_{CC} = 2.3V; I_{OL} = 8mA$				0.4	
V _{RST}	Power-up output low voltage ⁷	$V_{CC} = 2.7V$; $I_{O} = 1$ mA; $V_{I} = V_{CC}$ or GND				0.55	V
		$V_{CC} = 2.7V$; $V_I = V_{CC}$ or GND	Control pins		0.1	±1	
1	logut logkage gurrent	$V_{CC} = 0 \text{ or } 2.7V; V_I = 5.5V$			0.1 10	μΑ	
Η	Input leakage current	$V_{CC} = 3.6V; V_I = V_{CC}$	Data pins ⁴		0.1	1	μΑ
		$V_{CC} = 3.6V; V_I = 0$	Data piris		0.1	-5	
I _{OFF}	Off current	$V_{CC} = 0V$; V_{I} or $V_{O} = 0$ to 4.5V			0.1	±100	μΑ
lucia	Bus Hold current	$V_{CC} = 2.3V; V_I = 0.7V$			100		μΑ
HOLD	D inputs ⁶	$V_{CC} = 2.3V; V_I = 1.7V$			-70		μΑ
I _{EX}	Current into an output in the High state when V _O > V _{CC}	$V_{O} = 5.5V; V_{CC} = 2.3V$			10	125	μА
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GNDOE/\overline{OE} = Don't$ care	or V _{CC} ;		1	±100	μΑ
I _{OZH}	3-State output High current	$V_{CC} = 2.7V$; $V_{O} = 2.3V$; $V_{I} = V_{IL}$ or V_{IH}			0.5	5	μΑ
I _{OZL}	3-State output Low current	$V_{CC} = 2.7V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$			0.5	-5	μΑ
I _{CCH}		V_{CC} = 2.7V; Outputs High, V_I = GND or V_{CC} , I_{O} = 0			0.04	0.1	
I _{CCL}	Quiescent supply current	V_{CC} = 2.7V; Outputs Low, V_{I} = GND or V_{CC} , I_{O} = 0			2.7	4.5	mA
I _{CCZ}		$V_{CC} = 2.7V$; Outputs Disabled; $V_I = GND$			0.04	0.1	
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 2.3V to 2.7V; One input at V_{CC} -0. Other inputs at V_{CC} or GND	6V,		0.04	0.4	mA

NOTES:

- All typical values are at V_{CC} = 2.5V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.
- 3. This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 2.5V \pm 0.2V a transition time of 100 μ sec is permitted. This parameter is valid for T_{amb} = 25°C only.
- 4. Unused pins at V_{CC} or GND.
- 5. I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground.
- 7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

AC CHARACTERISTICS (2.5V \pm 0.2V RANGE)

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω , T_{amb} = -40°C to +85°C

SYMBOL	PARAMETER	WAVEFORM	V	UNIT		
			MIN	TYP ¹	MAX	
f _{MAX}	Maximum clock frequency	1	150	-	-	MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	-	2.6 2.4	5.2 4.2	ns
t _{PHL}	Propagation delay nMR to nQx	2	_	2.5	4.5	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	4 5	-	2.3 3.2	5.6 5.3	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	4 5	_	3.3 3.0	5.6 6.7	ns

^{1.} All typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_{amb} = 25^{\circ}\text{C}$


AC SETUP REQUIREMENTS (2.5V \pm 0.2V RANGE)

GND = 0V, $t_R = t_F = 2.5$ ns, $C_L = 50$ pF, $R_L = 500\Omega$, $T_{amb} = -40$ °C to +85°C


			LIN		
SYMBOL	PARAMETER	WAVEFORM	V _{CC} = +2	UNIT	
			MIN	TYP	
t _s (H) t _s (L)	Setup time, High or Low nDx to nCP	3	1.0 1.8	0.5 1.3	ns
t _h (H) t _h (L)	Hold time, High or Low nDx to nCP	3	0.1 0.1	-1.4 -0.5	ns
t _w (H) t _w (L)	nCP pulse width High or Low	1	2.0 3.0	0.8 2.1	ns
t _s (H) t _s (L)	Setup time, High or Low nCE to nCP	3	1.0 0.5	0.2 -0.1	ns
t _h (H) t _h (L)	Hold time, High or Low nCE to nCP	3	1.0 1.0	0.2 -0.1	ns
t _w (L)	nMR pulse width, Low	2	2.0	0.8	ns
t _{rec}	Recovery time nMR to nCP	2	2.0	1.3	ns

AC WAVEFORMS


For all waveforms, $V_{M} = 1.5 V$ or $V_{CC}/2$ whichever is less The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Waveform 3. Data Setup and Hold Times




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level

2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823


AC WAVEFORMS (Continued)

For all waveforms, $V_{\rm M}$ = 1.5V or $V_{\rm CC}/2$ whichever is less The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORM



TEST	SWITCH
t _{PHZ} /t _{PZH}	GND
t _{PLZ} /t _{PZL}	6V or V _{CC} x 2
t _{PLH} /t _{PHL}	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	t _W	t _R	t _F					
74ALVT16	3.0V or V _{CC} whichever is less	≤10MHz	500ns	≤2.5ns	≤2.5ns					


SW00162

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT371-1		MO-118AB			93-11-02 95-02-04

1998 Jun 12 10

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm SOT364-1



18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ALVT16823

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04016

Let's make things better.

Philips Semiconductors



